The success of driverless mainly depends on the intelligent visual system which can control car on the road as we human do. A high efficient controlling system based on panoramic vision for intelligent vehicles, supporting 8 cameras at most, is presented in this paper. The visual module is composed of a FPGA and two DSP to carry on the massive high speed parallel processing for panoramic image construction. The system realizes the intelligent vehicle control with real time panoramic image reconstruction and road lane detection. Central controlling module connects all the sub-system by CAN bus, while the visual module is one of the sub-system. During the driving on the road, the lane lines are detected from the panoramic image and tracked on each following frame. Parameters of the deviations are sent to the main control node as soon as the car goes off the course, then the control signal is decoded and sent to the sub-system for further operation such as corresponding steering device or ABS. Bidirectional gated channel on the sub-controlling-system receives real-time signals from sensors of the mechanical positions while the actuator controlling the car to verify the control precision. The correction mechanism responds rapidly to the changing of the lane to keep the car running on the right lane. And the embedded system μC/OS on the central module manages the balance of multitasks for the high speed automatic control of the intelligent vehicle.
Introduction
The intelligent electronical control system of the driverless vehicle is composed of the road recognition and high speed control communication circuit. The road recognition device identifies the lanes from the complex road conditions, according to the requirements of the use of the steering rudder angle, speed, acceleration and other signals, to control the car to achieve automatic driving. Vision based driverless vehicle has a good application prospect in the future since it can improve the safety of automobile and more economic.
In the past few years as the limited hardware computing resource, monocular vision is a better choice for driverless vehicle. But the information of monocular is also very limited for complex algorithms. Multi vision, on the other hand, can "look" around the car at any time during driving and has been gradually replace the monocular system. This paper introduces an intelligent navigation electronic system for driverless vehicle with 8 high-definition cameras at most. The panoramic image from those 8 cameras can observe around the vehicle 360 degrees seamlessly. The control system includes a central module and many other peripheral subsystems, such as air conditioner, multimedia and visual modules. All those modules are linked with CAN bus for communication. The vision module is composed of two pieces of C6416 DSP chip and a high performance of Virtex-4 FPGA that can meet the real-time requirements of complex processing [1, 2] . After reconstruction of cylindrical panoramic image, lanes are detected from the panoramic image and position parameters are sent to the main control module for further controlling to keep the car on the right lane for safety. Vision module can do many other processing, including detection of pedestrians, cars, and recognition traffic lights, signs and etc.
The rest of this paper is organized as follows. Section 2 introduces the whole control system includes the vision module; Section 3 describes panoramic image construction methods and results; and Section 4 gives the lane detection and navigation control. Section 5 concludes with future research directions.
System scheme
Vehicle control system includes a central module and many other sub-systems for various functions, such as power support, air conditioner, security and other subsystems. The whole system connects together by CAN protocol for communication as shown in Fig.1 . All subsystems are independent to each other to control their own devices. The panoramic vision module as one of the independent subsystems consists of a high-speed FPGA and two DSPs. After agreement from the main node on the requests from vision node, then it links to the control device directly on CAN bus and transmits the detection parameters of road lane for controls without the main module's interfere. Fig.1 Star network topology of control system 2.1 Star network of control system. The control system scheme is star network topology, Freescale MCU, XEP100 dual core chip at 24M, is on central module with peripherals as power supply, IO interface, multimedia and others. For convenience of debugging, it links to keyboard, display by BDM and COM I/O. Sub-system are node circuit boards for variety of signal and sensor interface, including A/D, D/A, PWM output, CAN. A built-in logic coprocessor XGATE in MCU operates with the core processor that can respond to external interrupt signal without interfere of the core processor which greatly improves the system response speed [3, 4] .
The central module as the main control node works in two states, the external command control and autonomous control. In external command state, it accepts signals from keyboard or touch screen for manual control, and sends those commands to the corresponding subsystems. In the automatic mode, control parameters and commands received from the intelligent visual module by the CAN are decoded and redirected to the corresponding node for further control. In both states, device parameters and states are sent from other peripheral nodes to the central module to watch alarms or instruction requests.
The subsystem module operates as functional circuit node responsible for the analysis of all the received commands, and executes those instructions at the same time. During the control operation, the state data of implemented control from sensors were compared with expected ones to verify the execution results. The subsystem module corrects the control actions until it reaches the accuracy. In addition, the node is responsible to monitor the state or control mechanic and send the work state to the central node to confirm their states in order. When there is state not in normal, it informs alarm signals to the central node and requests for further processing instructions. The system uses redundant CAN bus for serial connection in case of the unexpected mistakes. Two CAN buses are enabled, however, only one is in real work state while the other is standby for backup. All the nodes receive the heartbeat signals for implementation of CAN communication. When errors occur on the active CAN bus, such as no heartbeat signals more than 3 timeout, all the nodes in the system switches to the standby CAN immediately according to the commands from central nodes [4, 5] . When the system starts, messages from all subsystem make sure their states in order after self-check. Then the center node allocates registers for each sub-node and displays their states on the screen or by lamp. After all nodes initializing finished, central node waits the new requests and heartbeats from all sub-nodes on CAN bus.
Vision subsystem
The panoramic vision system consists of a high-speed FPGA and two DSP, as show in Fig2. The FPGA is XC4VFX60-FF1152 from Virtex-4 series, the inner PowerPC support most embedded OS like VxWorks, Linux, work as the SoC for the vision system to load the starting software, task assignment and operation logic controlling. The DSP C6416 has eight parallel processing units, working in 1GHz responsible for the needed processing like the floating-point and fixed-point algorithm.
Fig.2 Vision system
The FPGA focuses on image data conversion, filtering, and other preprocessing tasks. And then transmits the preprocessed data into its internal FIFO. The DSP starts the EDMA to transfer data to the DSP on-chip Cache as soon as the data transmit FIFO data reaches the threshold amount without interrupting the CPU core. This straight-through data transfer structures can be easily adapted to multi-camera acquisition and processing system.
When system powers on, FPGA loads the operating system first, then inform the two DSP to load their software, and begin to wait for the frame ready signal from image capture module. Once the ready signal is received, the data transfer model in FPGA start to move data to ZBT-RAM and inform the processing model to work. This high-performance architecture of DSP+FPGA for parallel data processing can be easily to complete the complex application like cylindrical panoramic vision needed for intelligent vehicle in real-time processing.
Panoramic image generation
Six cameras around the vehicle in 6 directions for panoramic vision capture the surrounding images and the vision system project to generate cylindrical panorama. However, because the distributed camera mounted on the vehicle is not fully meeting the same point of view, even the viewpoint among the three front or rear cameras are different with a certain distance. The cylindrical panoramic project matrix can be corrected by the parameters from image registration between two neighboring images [5, 6] . 3.1 Cylindrical transformation. The general panorama generation process mainly including image acquisition, image mosaic, image fusion of overlapped area. All images can be warped perspective to the cylindrical surface. Ideally, only the unknown panning angles need to be recovered by the overlapped area of adjacent images to build a cylindrical panorama from a horizontal panning sequence. But in practice, small vertical translations are needed to compensate for vertical jitter and optical twist because the camera's viewpoints are not from one point, as camera A and camera B shown in Fig3. Therefore, both the horizontal translation dx and the vertical translation dy should be estimated for each input image from the corresponding features. The displacement in two directions and rotation can be derived from the set of matching-feature pairs been generated above in 2.1. Image rotation transformation is applied to each inputting image in order to eliminate the rotational components as well as the displacement by a H before cylindrical projection. Therefore, after eliminating the rotation and height deviation, the camera's motion can be seem as 2D translation. This will make the latter mosaics image easier. H are stored in the external memory, and read to inner memory when the system startup each time. During the image mosaic for panoramic, the conversion task is strong parallelization process in FPGA in pipeline for floating point of all pixel values.
Panoramic image stitching.
There is a certain overlap area between two adjacent images from camera around vehicle. The common features such as Harris or SIFT algorithm are stable, robust for most scene. In particular, SIFT feature, which is good at invariance of uniform scaling, orientation, partially invariant to affine distortion and illumination changes. It is commonly used in image matching, and can be used in image stitching for fully automated panorama reconstruction from non-panoramic images [7] . The SIFT algorithm is complicated and computation time is long. The original SIFT algorithm should be significantly optimized for high efficient implementation on FPGA to meet the real-time video processing. Some steps are executed by pipeline of different algorithm processing model in FPGA. Each processing model, such as Gaussian filter, can process 8 lines in FPGA parallel.
Reduce the total dimension of the feature descriptor of the original SIFT which simplify the image matching operation significantly. Limit the SIFT processing only in the overlapped area can reduces the computation time obviously too, shown in Fig4. All feature date set are saved in the FIFO and transmitted to DSP. In the DSP, the four most matching pairs of feature are selected by RANSAC algorithm for projection matrix a H . 
Lane detection and tracking
There are two scenarios about autonomous driving for intelligent vehicles: on the road and off the road. Only autonomous driving on city road with clear lane mark is discussed in this paper.
Hough line detection
The Hough transform based lane detection is the common way that can detect the lane from the images of the front road [8] [9] [10] . Both straight line and curves can be detected along with this Hough Transform. Although Hough transform has strong adaptability, but the algorithm is time-consuming for real-time processing and lead to many errors when the lane is not clear or objects in the road, as the result Fig.5b shown. The canny edge detection with a threshold value is applied to pre-process the inputting frames. The probabilistic Hough transformation is applied on image subarea to extract the main direction of traffic lanes, choose the most possible statistical lines to segment the lane areas for driving, as shown in Fig.5c . , can be processed parallel by FPGA before image stitching. Then the DSP perform the Hough transform for lane detection [10, 11] . In order to make it fast enough to processing for real time applications, the procedure is optimized additionally. 1) The area constraints. Since the driveway with a certain range of angles in the camera screen, limited the polar angle of left and right lane and the radius, can reduce the computation. 2) Computation in quantify. In a certain range of accuracy, quantify the parameter ρ and θ within the range values to many rectangular regions for accumulation in the parameter spaces for detection, but not the floating-point value. Finding the rectangular regions with maximum accumulated value determines the possible lane. 3) Lane tracking. Due to the continuity of the vehicle driving, once the lane found, predict the lane position in the subsequent frames [12, 13] .
Multi control tasks management
It is vital for the vehicle control system to work in real-time operation, so the μC/OS system used for those complex multi-task management to improve performance of the whole control system [14] . The μC/OS is portable, curable, especially on multi-task processing for real-time operating system(RTOS). It can supports as much as up to 64 tasks as the same time, and the communication mechanism is variety enough for different procedure, such as the semaphore, mailbox and message queue among multi processers. The signals have different priority on the CAN bus, signals for control is higher while the information content such as display or some alarms is lower. And those priorities are homologous to the priority of processing tasks. All the requests of control command are always with high priority to ensure that the system can deal with the emergencies in time for safe. Tasks are defined with priority in for scheduling in the queue, which allows the highest priority task ready to occupy processor resources for running. But the emergencies are special tasks could never wait for response. Those tasks would be triggered by interrupts and processed by coprocessor XGATE in MCU.
Conclusions
With the progress of electronical technologies and improved vehicle safety requirements, active security systems based on the visual system became increasingly more and more popular. As one of the sub-node in the control system of driverless vehicle, the vision system works dependently with high performance processors DSP and FPGA for the very critical requirement of automobile. Any electronical troubles would not affect the central control system to cause any driving problems. The high speed CMOS with FPGA and DSP reduces the classical bottleneck between sensor and processing. The FPGA component ensures a high parallel processing and DSP for fix-point low-level processing. The intelligence of vision system assists vehicle to keep the driving line on the road lane, and it also help the obstacle avoidance and any traffic accidents of human knocking. In the future, the autonomous vehicle on the road drives on the road like human being could do, traffic signs recognition is another Challenge needing more sophisticated algorithms, such as the depth neural network. The hardware with higher performance for vision system becomes the later application research for safer automatic driving.
